Docket No.: 2207/6837

ABSTRACT OF THE DISCLOSURE

A memory cache bank prediction unit is provided for use in a processor having a plurality
of memory cache banks. The memory cache bank prediction unit has an input port that receives
an instruction. The memory cache bank prediction unit also has an evaluation unit, coupled to
the input port, that predicts which of the plurality of memory cache banks is associated with the
instruction.